2.5 V/3.3 V 3.0 GHz Differential 1:4 CML Fanout Buffer

Multi-Level Inputs with Internal Termination

Description

The NB6L14M is a 3.0 GHz differential 1:4 CML clock or data fanout buffer. The differential inputs incorporate internal 50 Ω termination resistors that are accessed through the VT pin. This feature allows the NB6L14M to accept various logic standards, such as LVPECL, CML, or LVDS logic levels. The 16 mA differential CML outputs provide matching internal 50 Ω terminations and produce 400 mV output swings when externally terminated with a 50 Ω resistor to V_{CC} . The V_{REFAC} reference output can be used to rebias capacitor–coupled differential or single–ended input signals. The 1:4 fanout design was optimized for low output skew applications.

The NB6L14M is a member of the ECLinPS MAX™ family of high performance clock and data products.

Features

- Input Clock Frequency > 3.0 GHz
- Input Data Rate > 2.5 Gb/s
- < 20 ps Within Device Output Skew
- 350 ps Typical Propagation Delay
- 90 ps Typical Rise and Fall Times
- Differential CML Outputs, 340 mV Amplitude, Typical
- CML Mode Operating Range: V_{CC} = 2.375 V to 3.63 V with GND = 0 V
- Internal Input and Output Termination Resistors, 50 Ω
- ullet V_{REFAC} Reference Output Voltage
- -40°C to +85°C Ambient Operating Temperature
- Available in 3 mm x 3 mm 16 Pin QFN
- These are Pb-Free Devices



ON Semiconductor®

http://onsemi.com

QFN-16 MN SUFFIX CASE 485G MARKING DIAGRAM* 16 NB6L 14M ALYW ALYW -

A = Assembly Location

L = Wafer Lot
Y = Year
W = Work Week
= Pb-Free Package

(Note: Microdot may be in either location)

*For additional marking information, refer to Application Note AND8002/D.




Figure 1. Simplified Logic Diagram

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 9 of this data sheet.




Table 1. EN TRUTH TABLE

Figure 3. Logic Diagram

IN	ĪN	EN	Q0:Q3	Q0:Q3
0	1	1	0	1
1	0	1	1	0
X	X	0	0+	1+

^{+ =} On next negative transition of the input signal (IN).

Table 2. PIN DESCRIPTION

Pin	Name	I/O	Description	
1	Q1	CML Output	Non-inverted Differential Output. Typically Terminated with 50 Ω Resistor to V _{CC} .	
2	Q1	CML Output	Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V_{CC} .	
3	Q2	CML Output	Non-inverted Differential Output. Typically Terminated with 50 Ω Resistor to V _{CC} .	
4	Q2	CML Output	Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V _{CC} .	
5	Q3	CML Output	Non-inverted Differential Output. Typically Terminated with 50 Ω Resistor to V _{CC} .	
6	Q3	CML Output	Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V_{CC} .	
7	V _{CC}	-	Positive Supply Voltage	
8	EN	LVTTL/LVCMOS	Synchronous Output Enable. When LOW, Q outputs will go LOW and \overline{Q} outputs will go HIGH on the next negative transition of IN input. The internal DFF register is clocked on the falling edge of IN input (see Figure 16). The EN pin has an internal pullup resistor and defaults HIGH when left open.	
9	ĪN	LVPECL, CML, LVDS	Inverted Differential Clock Input. Internal 50 Ω Resistor to Termination Pin, VT.	
10	V _{REFAC}		Output Voltage Reference for capacitor-coupled inputs, only.	
11	VT		Internal 100 Ω center-tapped Termination Pin for IN and $\overline{\text{IN}}$.	
12	IN	LVPECL, CML, LVDS	Non-inverted Differential Clock Input. Internal 50 Ω Resistor to Termination Pin, VT.	
13	GND	-	Negative Supply Voltage	
14	V _{CC}	-	Positive Supply Voltage	
15	Q0	CML Output	Noninverted Differential Output. Typically Terminated with 50 Ω Resistor to V _{CC} .	
16	Q0	CML Output	Inverted Differential Output. Typically Terminated with 50 Ω Resistor to V_{CC} .	
-	EP	-	The Exposed Pad (EP) on the QFN-16 package bottom is thermally connected to the die for improved heat transfer out of package. The exposed pad must be attached to a heat-sinking conduit. The pad is not electrically connected to the die, but is recommended to be electrically and thermally connected to GND on the PC board.	

^{1.} In the differential configuration when the input termination pin VT, is connected to a common termination voltage or left open, and if no signal is applied on IN/IN inputs, then the device will be susceptible to self-oscillation.

x = Don't care.

Table 3. ATTRIBUTES

Characteri	Value				
ESD Protection	Human Body Model Machine Mode	> 2 kV > 200 V			
Moisture Sensitivity (Note 2)	QFN-16	Level 1			
Flammability Rating	Oxygen Index: 28 to 34	UL 94 V-0 @ 0.125 in			
Transistor Count	167				
Meets or exceeds JEDEC Spec EIA/JESD78 IC Latchup Test					

^{2.} For additional information, see Application Note AND8003/D.

Table 4. MAXIMUM RATINGS

Symbol	Parameter	Condition 1	Condition 2	Rating	Unit
V _{CC}	Positive Power Supply	GND = 0 V		4.0	V
V _{Io}	Positive Input/Output	GND = 0 V	$-0.5 \text{ V} \le \text{V}_{10} \le \text{V}_{CC} + 0.5 \text{ V}$	4.5	V
I _{IN}	Input Current Source or Sink Current (IN/IN)			±50	mA
I _{VREFAC}	Sink/Source Current			±2.0	mA
T _A	Operating Temperature Range			-40 to +85	°C
T _{stg}	Storage Temperature Range			-65 to +150	°C
$\theta_{\sf JA}$	Thermal Resistance (Junction-to-Ambient) (Note 3)	0 lfpm 500 lfpm	QFN-16 QFN-16	42 35	°C/W °C/W
$\theta_{\sf JC}$	Thermal Resistance (Junction-to-Case)	2S2P (Note 3)	QFN-16	4	°C/W
T _{sol}	Wave Solder Pb-Free			265	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.
3. JEDEC standard multilayer board – 2S2P (2 signal, 2 power) with 8 filled thermal vias under exposed pad.

Table 5. DC CHARACTERISTICS, Multi-Level Inputs, CML Outputs

 V_{CC} = 2.375 V to 3.63 V, GND = 0 V, T_A = -40°C to +85°C

Symbol	Characteristic	Min	Тур	Max	Unit
Icc	Power Supply Current (Inputs and Outputs Open)	80	100	130	mA
CML OUTPL	JT (Notes 4 and 5)				
V _{OH}	Output HIGH Voltage $ \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array} $	V _{CC} - 40 3260 2460	V _{CC} - 10 3290 2490	V _{CC} 3300 2500	mV
V _{OL}	Output LOW Voltage $ \begin{array}{c} V_{CC} = 3.3 \ V \\ V_{CC} = 2.5 \ V \end{array} $	V _{CC} - 500 2800 2000	V _{CC} - 400 2900 2100	V _{CC} - 300 3000 2200	mV
DIFFERENT	IAL INPUT DRIVEN SINGLE-ENDED (See Figures 5 and 6)				
V _{th}	Input Threshold Reference Voltage Range (Note 6)	1100		V _{CC} - 100	mV
V _{IH}	Single-Ended Input High Voltage	V _{th} + 100		V _{CC}	mV
V _{IL}	Single-Ended Input LOW Voltage	GND		V _{th} - 100	mV
V _{ISE}	Single-Ended Input Voltage Amplitude (V _{IH} - V _{IL})	200		V _{CC} - GND	mV
V _{REFAC}	•		•		
V _{REFAC}	Output Reference Voltage (V _{CC} ≥ 2.5 V)	V _{CC} - 1525	V _{CC} - 1425	V _{CC} - 1325	mV
DIFFERENT	IAL INPUTS DRIVEN DIFFERENTIALLY (See Figures 7 and	8) (Note 7)			
V _{IHD}	Differential Input HIGH Voltage	1200		V _{CC}	mV
V_{ILD}	Differential Input LOW Voltage	GND		V _{IHD} - 100	mV
V_{ID}	Differential Input Voltage (IN-IN) (V _{IHD} -V _{ILD})	100		V _{CC} - GND	mV
V _{CMR}	Input Common Mode Range (Differential Configuration) (Note 8)	950		V _{CC} – 50	mV
I _{IH}	Input HIGH Current IN/ĪN (VT Open)	-150		+150	μΑ
I _{IL}	Input LOW Current IN/IN (VT Open)	-150		+150	μΑ
LVTTL/LVCN	MOS INPUT DC ELECTRICAL CHARACTERISTICS				
V _{IH}	Input HIGH Voltage	2.0		V _{CC}	V
V _{IL}	Input LOW Voltage	GND		0.8	V
I _{IH}	Input HIGH Current, V _{CC} = V _{IN} = 3.63 V	-150		+150	μΑ
I _{IL}	Input LOW Current, V _{CC} = 3.63 V, V _{IN} = 0 V	-150		+150	μΑ
TERMINATIO	ON RESISTORS				
R _{TIN}	Internal Input Termination Resistor (IN to VT)	40	50	60	Ω
R _{DIFF_IN}	Differential Input Resistance (IN to $\overline{\text{IN}}$)	80	100	120	Ω
R _{TOUT}	Internal Output Termination Resistor	40	50	60	Ω

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

- 4. CML outputs loaded with 50 Ω to V_{CC} for proper operation. 5. Input and output parameters vary 1:1 with V_{CC}.
- 6. V_{th} is applied to the complementary input when operating in single-ended mode.
- V_{IHD}, V_{ILD}, V_{ID} and V_{CMR} parameters must be complied with simultaneously.
 V_{CMR} minimum varies 1:1 with GND, V_{CMR} max varies 1:1 with V_{CC}. The V_{CMR} range is referenced to the most positive side of the differential input signal.

Table 6. AC CHARACTERISTICS $V_{CC} = 2.375 \text{ V}$ to 3.63 V, GND = 0 V, $T_A = -40^{\circ}\text{C}$ to +85°C (Note 9)

Symbol	Characteristic		Min	Тур	Max	Unit
V _{OUTPP}	Output Voltage Amplitude (@ $V_{INPPmin}$) (Note 10) $f_{in} \le 2.5 \; GHz \\ 2.5 \; GHz \le f_{in} \le 3.0 \; GHz$		180 100	340 250		mV
f _{DATA}	Maximum Operating Data Rate			2.5		Gb/s
t _{PD}	Propagation Delay IN to	οQ	230	350	480	ps
t _S	Set-Up Time (Note 11) EN to IN, IN	1	300			ps
t _H	Hold Time (Note 11) EN to IN, IN	1	300			ps
t _{SKEW}	Within-Device Skew (Note 12) Device-to-Device Skew (Note 13)			5.0	20 80	ps
t _{DC}	Output Clock Duty Cycle f _{in} ≤ 3.0 GHz (Referenced Duty Cycle = 50%)	Z	40	50	60	%
[†] JITTER	RMS Random Jitter (Note 14) $f_{\text{IN}} \leq 3.0 \text{ GHz}$ Peak-to-Peak Data Dependent Jitter (Note 15) $f_{\text{DATA}} \leq 3.0 \text{ Gb/s}$			0.2 20	0.5	ps
V _{INPP}	Input Voltage Swing/Sensitivity (Differential Configuration) (Note 10)		100		V _{CC} - GND	mV
t _r ,t _f	Output Rise/Fall Times (20%-80%)			90	150	ps

NOTE: Device will meet the specifications after thermal equilibrium has been established when mounted in a test socket or printed circuit board with maintained transverse airflow greater than 500 lfpm. Electrical parameters are guaranteed only over the declared operating temperature range. Functional operation of the device exceeding these conditions is not implied. Device specification limit values are applied individually under normal operating conditions and not valid simultaneously.

^{9.} Measured by forcing V_{INPP} (minimum) from a 50% duty cycle clock source. All loading with an external R_L = 50 Ω to V_{CC}. Input edge rates 40 ps (20%–80%).

^{10.} Input and output voltage swing is a single-ended measurement operating in differential mode.

^{11.} Set-up and hold times apply to synchronous applications that intend to enable/disable before the next clock cycle. For asynchronous applications, set-up and hold times do not apply.

^{12.} Within device skew is measured between two different outputs under identical power supply, temperature and input conditions.

^{13.} Device to device skew is measured between outputs under identical transition @ 0.5 GHz.

^{14.} Additive RMS jitter with 50% duty cycle clock signal.

^{15.} Additive peak-to-peak data dependent jitter with input NRZ data at PRBS 23-1 and K28.5 at 2.5 Gb/s.




Figure 4. Input Structure




Figure 5. Differential Input Driven Single-Ended




Figure 6. V_{th} Diagram




Figure 7. Differential Inputs Driven Differentially




Figure 8. V_{CMR} Diagram




Figure 9. AC Reference Measurement




Figure 10. CML Interface

Figure 11. LVDS Interface





Figure 12. Standard 50 Ω Load CML Interface



*V_REFAC bypassed to ground with a 0.01 μF capacitor




Figure 15. Output Voltage Amplitude (V_{OUTPP}) versus Output Frequency at Ambient Temperature (Typical)




Figure 16. EN Timing Diagram




Figure 17. CML Output Structure





Figure 18. Typical CML Termination for Output Driver and Device Evaluation

ORDERING INFORMATION

Device	Package	Shipping [†]		
NB6L14MMNG	QFN-16, 3x3 mm (Pb-Free)	123 Units / Rail		
NB6L14MMNR2G	QFN-16, 3x3 mm (Pb-Free)	3000 / Tape & Reel		

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

PACKAGE DIMENSIONS





NOTES:

- DIMENSIONING AND TOLERANCING PER
 - ASME Y14.5M, 1994. CONTROLLING DIMENSION: MILLIMETERS.
- DIMENSION b APPLIES TO PLATED TERMINAL AND IS MEASURED BETWEEN 0.25 AND 0.30 MM FROM TERMINAL.
 COPLANARITY APPLIES TO THE EXPOSED
- PAD AS WELL AS THE TERMINALS.

 L_{max} CONDITION CAN NOT VIOLATE 0.2 MM
 MINIMUM SPACING BETWEEN LEAD TIP AND FLAG

	MILLIMETERS			
DIM	MIN	MAX		
Α	0.80	1.00		
A1	0.00	0.05		
A3	0.20	REF		
b	0.18	0.30		
D	3.00 BSC			
D2	1.65	1.85		
Е	3.00	BSC		
E2	1.65	1.85		
е	0.50 BSC 0.18 TYP			
K				
L	0.30	0.50		





*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ECLinPS MAX is a trademark of Semiconductor Components Industries, LLC (SCILLC).

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative